Return to Video

Debugging the Verification Environment cs348 unit8

  • 0:01 - 0:05
    Once we are alerted, we have to determine the actual cause, the root cause of
  • 0:05 - 0:10
    the bug. This is the actual debugging phase. As you know, debugging is a
  • 0:10 - 0:14
    mixture of art and science, and it's very hard to predict how long it will take
  • 0:14 - 0:20
    us to determine the root cause and to fix it. In this unit, we show you several
  • 0:20 - 0:25
    approaches to help you with debugging and verification. About 50% of the bugs
  • 0:25 - 0:32
    in verification are found in the verification environment itself. This is not
  • 0:32 - 0:36
    very surprising. The verification environment is a very complicated software
  • 0:36 - 0:41
    model. And as with all software models, you can make mistakes. For example,
  • 0:41 - 0:46
    when you implemented you might misinterpret the spec. You might introduce
  • 0:46 - 0:51
    crashes and all that good stuff. Therefore, in this unit, we will focus mostly
  • 0:51 - 0:57
    on debugging the actual verification environment. Once we have a clean and
  • 0:57 - 1:01
    robust verification environment, it is supposed to flush out all the bugs in
  • 1:01 - 1:04
    the device on the test.
タイトル:
Debugging the Verification Environment cs348 unit8
Team:
Udacity
プロジェクト:
CS348 - Functional Hardware Verification
Duration:
01:04

English subtitles

改訂 Compare revisions